Integrated circuit test-port architecture and method and apparatus of test-port generation
Abstract
A method and apparatus are provided for generating RTL code for a test-port interface of an integrated circuit. In an embodiment, a test-port table is provided as input data. A computer automatically parses the test-port table into data structures and analyzes it to determine input, output, local, and output-enable port names. The computer generates address-detect and test-enable logic constructed from combinational functions. The computer generates one-hot multiplexer logic for at least some of the output ports. The one-hot multiplexer logic for each port is generated so as to enable the port to toggle between data signals and test signals. The computer then completes the generation of the RTL code.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1246915
- Patent Number(s):
- 9311444
- Application Number:
- 14/328,379
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Classifications (CPCs):
-
G - PHYSICS G01 - MEASURING G01R - MEASURING ELECTRIC VARIABLES
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2014 Jul 10
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Teifel, John. Integrated circuit test-port architecture and method and apparatus of test-port generation. United States: N. p., 2016.
Web.
Teifel, John. Integrated circuit test-port architecture and method and apparatus of test-port generation. United States.
Teifel, John. Tue .
"Integrated circuit test-port architecture and method and apparatus of test-port generation". United States. https://www.osti.gov/servlets/purl/1246915.
@article{osti_1246915,
title = {Integrated circuit test-port architecture and method and apparatus of test-port generation},
author = {Teifel, John},
abstractNote = {A method and apparatus are provided for generating RTL code for a test-port interface of an integrated circuit. In an embodiment, a test-port table is provided as input data. A computer automatically parses the test-port table into data structures and analyzes it to determine input, output, local, and output-enable port names. The computer generates address-detect and test-enable logic constructed from combinational functions. The computer generates one-hot multiplexer logic for at least some of the output ports. The one-hot multiplexer logic for each port is generated so as to enable the port to toggle between data signals and test signals. The computer then completes the generation of the RTL code.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Apr 12 00:00:00 EDT 2016},
month = {Tue Apr 12 00:00:00 EDT 2016}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Achieving design closure in a typical mixed-signal ASIC; a Design-For-Test centric approach.
conference, December 2005
- Wichlund, Sverre
- 2005 12th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2005)
Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models
patent, November 1996
- Rostoker, Michael D.; Dangelo, Carlos; Bair, Owen S.
- US Patent Document 5,572,437
Method and system for performing automatic extraction and compliance checking of an IEEE 1149.1 standard design within a netlist
patent, January 2000
- Beausang, James; Singh, Harbinder
- US Patent Document 6,012,155
Method for implementing a bist scheme into integrated circuits for testing RTL controller-data paths in the integrated circuits
patent, October 2002
- Bhawmik, Sudipta; Ghosh, Indradeep; Jha, Niraj K.
- US Patent Document 6,463,560
Integrated circuits carrying intellectual property cores and test ports
patent, November 2003
- Whetsel, Lee D.
- US Patent Document 6,643,810
Basic cell for N-dimensional self-healing arrays
patent, September 2004
- Klingman, Edwin E.
- US Patent Document 6,789,212
Method, system and program product for testing and/or diagnosing circuits using embedded test controller access data
patent, November 2005
- Danialy, Givargis Avareh; Pateras, Stephen V.; Howells, Michael C.
- US Patent Document 6,961,871
Manufacturing method and apparatus to avoid prototype-hold in ASIC/SOC manufacturing
patent, February 2007
- Rajsuman, Rochit; Yamoto, Hiroaki
- US Patent Document 7,178,115
System monitor in a programmable logic device
patent, June 2007
- Goetting, F. Erich; Jennings, John K.; Collins, Anthony
- US Patent Document 7,235,999
Scan verification for a scan-chain device under test
patent, June 2008
- Birmiwal, Parag; Gloekler, Tilman; Heinzelmann, Klaus
- US Patent Document 7,386,775
Methods for characterization of electronic circuits under process variability effects
patent, October 2012
- Miranda, Miguel; Dierickx, Bart; Anchlia, Ankur
- US Patent Document 8,286,112
Functional fabric based test access mechanism for SoCs
patent, August 2013
- Patil, Srinivas; Jas, Abhijit
- US Patent Document 8,522,189
Apparatus for at-speed testing, in inter-domain mode, of a multi-clock-domain digital integrated circuit according to BIST or SCAN techniques
patent, September 2015
- Cesari, Franco
- US Patent Document 9,128,154
Placement of configurable input/output buffer structures during design of integrated circuits
patent-application, July 2004
- Wingren, Matthew Scott; Nation, George Wayne; Delp, Gary Scott
- US Patent Application 10/334568; 20040128626
Hierarchical, network-based emulation system
patent-application, December 2004
- Wang, Ming Yang; Shei, Sweyyan; Chiu, Vincent
- US Patent Application 10/463057; 20040254779