Screening method for selecting semiconductor substrates having defects below a predetermined level in an oxide layer
- Albuquerque, NM
- St. Martin le Vinoux, FR
A method for screening or qualifying semiconductor substrates for integrated circuit fabrication. The method comprises the steps of annealing at least one semiconductor substrate at a first temperature in a defect-activating ambient (e.g. hydrogen, forming gas, or ammonia) for sufficient time for activating any defects within on oxide layer of the substrate; measuring a defect-revealing electrical characteristic of at least a portion of the oxide layer for determining a quantity of activated defects therein; and selecting substrates for which the quantity of activated defects is below a predetermined level. The defect-revealing electrical characteristic may be a capacitance-versus-voltage (C-V) characteristic or a current-versus-voltage (I-V) characteristic that is dependent on an electrical charge in the oxide layer generated by the activated defects. Embodiments of the present invention may be applied for screening any type of semiconductor substrate or wafer having an oxide layer formed thereon or therein. This includes silicon-on-insulator substrates formed by a separation by the implantation of oxygen (SIMOX) process or the bond and etch back silicon-on-insulator (BESOI) process, as well as silicon substrates having a thermal oxide layer or a deposited oxide layer.
- Research Organization:
- SANDIA CORP
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Number(s):
- US 5786231
- OSTI ID:
- 871740
- Country of Publication:
- United States
- Language:
- English
Similar Records
Radiation-induced charge effects in buried oxides with different processing treatments
A characterization of buried oxides layers formed by oxygen implantation
Related Subjects
activated
activating
ambient
ammonia
annealing
applied
below
besoi
bond
c-v
capacitance-versus-voltage
characteristic
charge
circuit
circuit fabrication
comprises
current-versus-voltage
defect-activating
defect-revealing
defects
defects therein
dependent
deposited
determining
electrical
electrical characteristic
electrical charge
embodiments
etch
fabrication
formed
formed thereon
forming
forming gas
gas
generated
hydrogen
i-v
implantation
insulator substrate
integrated
integrated circuit
layer
layer formed
level
measuring
method
method comprise
method comprises
oxide
oxide layer
oxygen
portion
predetermined
predetermined level
process
qualifying
quantity
screening
selecting
semiconductor
semiconductor substrate
semiconductor substrates
separation
silicon
silicon substrate
silicon substrates
silicon-on-insulator
simox
steps
substrate
substrates
substrates formed
sufficient
sufficient time
temperature
therein
thereon
thermal
time
type
wafer