EMMY system peripherals: principles of operation. Technical note No. 77
Technical Report
·
OSTI ID:7189575
Bus system peripheral units currently available in the EMMY laboratory are discussed from a functional point of view. The Main Memory System consists of a core memory system and an associated memory controller. The memory controller is designed to provide elementary data transformations useful in the emulation environment. The Datapoint Interface provides a means of communicating between the eight-bit Datapoint 2200 bus system and the 32-bit EMMY bus. Direct status indication and control of the CPU are also available. The Maintenance Console provides the user with a direct display of the information being handled by the EMMY bus system. Information may be ''trapped'' and held for examination when a user select event occurs on the bus system. 11 figures.
- Research Organization:
- Stanford Univ., Calif. (USA). Stanford Electronics Labs.
- OSTI ID:
- 7189575
- Report Number(s):
- SU-326-P.39-9
- Country of Publication:
- United States
- Language:
- English
Similar Records
EMMY system processor: principles of operation. [Stanford Univ. Emulation Lab]
Emmy/Unibus interface design specification. Technical note No. 109
Emulation oriented, dynamic microprogrammable processor (version 3). Technical note No. 65
Technical Report
·
Sun May 01 00:00:00 EDT 1977
·
OSTI ID:7284642
Emmy/Unibus interface design specification. Technical note No. 109
Technical Report
·
Fri Dec 31 23:00:00 EST 1976
·
OSTI ID:7318689
Emulation oriented, dynamic microprogrammable processor (version 3). Technical note No. 65
Technical Report
·
Sat Oct 25 00:00:00 EDT 1975
·
OSTI ID:7362998