EMMY system processor: principles of operation. [Stanford Univ. Emulation Lab]
Technical Report
·
OSTI ID:7284642
This report describes the CPU of the Stanford Emulation Laboratory, known as the EMMY system. The EMMY CPU is a 32-bit microprogramable processor designed specifically for the task of emulation research. The control store is dynamic, that is, it is writable by the CPU and thus serves for data storage as well as for microinstruction storage. This report is essentially a reissue of Digital Systems Laboratory Technical Note No. 65 (''An Emulation Oriented, Dynamic Microprogramable Processor''). The purpose of this reissue is to correct errors and clarify explanations in the previous report. In addition, the description of the processor bus system was rewritten to reflect changes to its structure. Generally, the material contained in this report is so similar to that in TN 65 that it will be of no additional interest to anyone who already has TN 65 and does not make direct use of the laboratory. 22 figures.
- Research Organization:
- Stanford Univ., Calif. (USA)
- OSTI ID:
- 7284642
- Report Number(s):
- SU-326-P-39-24
- Country of Publication:
- United States
- Language:
- English
Similar Records
Emulation oriented, dynamic microprogrammable processor (version 3). Technical note No. 65
Nova 3 emulator on the Stanford Emmy system
Stanford Emulation Laboratory. Technical report No. 118
Technical Report
·
Sat Oct 25 00:00:00 EDT 1975
·
OSTI ID:7362998
Nova 3 emulator on the Stanford Emmy system
Technical Report
·
Thu Jun 01 00:00:00 EDT 1978
·
OSTI ID:6531054
Stanford Emulation Laboratory. Technical report No. 118
Technical Report
·
Tue Jun 01 00:00:00 EDT 1976
·
OSTI ID:7090014