Applications for the scalable coherent interface
IEEE P1596, the Scalable Coherent Interface (formerly known as SuperBus) is based on experience gained while developing Fastbus (ANSI/IEEE 960-1986, IEC 935), Futurebus (IEEE P896.x) and other modern high-performance buses. SCI goals include a minimum bandwidth of 1 GByte/sec per processor in multiprocessor systems with thousands of processors; efficient support of a coherent distributed-cache image of distributed shared memory; support for bridges which interface to existing or future buses; and support for inexpensive small rings as well as for general switched interconnections like Banyan, Omega, or crossbar networks. This paper reports the status of the work in progress and suggests some applications in data acquisition and physics. 9 refs.
- Research Organization:
- Stanford Linear Accelerator Center, Menlo Park, CA (USA)
- Sponsoring Organization:
- DOE/ER
- DOE Contract Number:
- AC03-76SF00515
- OSTI ID:
- 7184232
- Report Number(s):
- SLAC-PUB-5244; CONF-9004190--7; ON: DE90011795
- Country of Publication:
- United States
- Language:
- English
Similar Records
Applications for the scalable coherent interface
The scalable coherent interface, IEEE P1596; Status and possible applications to data acquisition and physics
The scalable coherent interface, IEEE P1596, status and possible applications to data acquisition and physics
Conference
·
Wed Aug 01 00:00:00 EDT 1990
· AIP Conference Proceedings (American Institute of Physics); (USA)
·
OSTI ID:5954095
The scalable coherent interface, IEEE P1596; Status and possible applications to data acquisition and physics
Conference
·
Sat Mar 31 23:00:00 EST 1990
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:6606351
The scalable coherent interface, IEEE P1596, status and possible applications to data acquisition and physics
Conference
·
Sun Dec 31 23:00:00 EST 1989
·
OSTI ID:7070485