Geometric-arithmetic parallel processor
Patent
·
OSTI ID:7020019
A parallel data processor having cells for processing digital data signals is described comprising: a controller for generating control signals in response to program instructions; and, identical interconnected cells each including a full adder having two data input terminals, a carry input terminal, a sum output terminal, and a carry output terminal, and memories connected to the full adder and the controller. The memories each being individually controllable to supply selected ones of predetermined data signals to the input terminals of the full adder in response to control signals from the controller, the memories being connected to the full adder and the controller such that both logical and arithmetic operations are performed by the full adder.
- Assignee:
- Martin Marietta Corp., Bethesda, MD
- Patent Number(s):
- US 4739474
- OSTI ID:
- 7020019
- Country of Publication:
- United States
- Language:
- English
Similar Records
Binary tree parallel processor
Parallel pipelined processor
Parallel digital processor
Patent
·
Tue Aug 22 00:00:00 EDT 1989
·
OSTI ID:5346410
Parallel pipelined processor
Patent
·
Tue Oct 24 00:00:00 EDT 1989
·
OSTI ID:7222550
Parallel digital processor
Patent
·
Mon Feb 12 23:00:00 EST 1990
·
OSTI ID:6893710
Related Subjects
99 GENERAL AND MISCELLANEOUS
990210* -- Supercomputers-- (1987-1989)
ARRAY PROCESSORS
COMPUTER ARCHITECTURE
COMPUTERS
DIGITAL COMPUTERS
DIGITAL SYSTEMS
ELECTRONIC CIRCUITS
EQUIPMENT INTERFACES
FUNCTIONS
MEMORY DEVICES
OPERATION
PARALLEL PROCESSING
PROGRAMMING
PULSE CIRCUITS
RESPONSE FUNCTIONS
SIGNAL CONDITIONERS
SIGNAL CONDITIONING
SUPERCOMPUTERS
990210* -- Supercomputers-- (1987-1989)
ARRAY PROCESSORS
COMPUTER ARCHITECTURE
COMPUTERS
DIGITAL COMPUTERS
DIGITAL SYSTEMS
ELECTRONIC CIRCUITS
EQUIPMENT INTERFACES
FUNCTIONS
MEMORY DEVICES
OPERATION
PARALLEL PROCESSING
PROGRAMMING
PULSE CIRCUITS
RESPONSE FUNCTIONS
SIGNAL CONDITIONERS
SIGNAL CONDITIONING
SUPERCOMPUTERS