Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

VLSI (Very Large Scale Integration) theory and parallel supercomputing. Technical report

Technical Report ·
OSTI ID:7015592
Since its inception, VLSI theory has expanded in many fruitful and interesting directions. One major branch is layout theory, which studies the efficiency with which graphs can be embedded in the plane according to VLSI design rules. This survey paper, reviews some of the major accomplishments of VLSI layout theory and discuss how layout theory engendered the notion of area and volume-universal networks, such as fat-trees. These scalable networks offer a flexible alternative to the more-common hypercube-based networks for interconnecting the processors of large parallel supercomputers.
Research Organization:
Massachusetts Inst. of Tech., Cambridge, MA (USA). Lab. for Computer Science
OSTI ID:
7015592
Report Number(s):
AD-A-214035/8/XAB; MIT/LCS/TM--402
Country of Publication:
United States
Language:
English

Similar Records

Problems in VLSI layout design
Thesis/Dissertation · Thu Dec 31 23:00:00 EST 1987 · OSTI ID:5213384
On implementing large binary tree architectures in VLSI and WSI
Journal Article · Fri Mar 31 23:00:00 EST 1989 · IEEE Trans. Comput.; (United States) · OSTI ID:5886371
Efficient VLSI networks for parallel processing based on orthogonal trees
Journal Article · Wed Jun 01 00:00:00 EDT 1983 · IEEE Trans. Comput.; (United States) · OSTI ID:5294727

Related Subjects

99 GENERAL AND MISCELLANEOUS
990200* -- Mathematics & Computers
COMPUTER GRAPHICS
COMPUTER NETWORKS
COMPUTERS
DIGITAL COMPUTERS
DOCUMENT TYPES
EFFICIENCY
ELECTRONIC CIRCUITS
GRAPHS
INTEGRATED CIRCUITS
MESH GENERATION
MICROELECTRONIC CIRCUITS
PARALLEL PROCESSING
PROGRAMMING
PROGRESS REPORT
SUPERCOMPUTERS
SURVEYS