NOSC (Naval Ocean Systems Center) advanced systolic array processor (ASAP). Professional paper for period ending August 1987
Technical Report
·
OSTI ID:6987813
Design of a high-speed (250 million 32-bit floating-point operations per second) two-dimensional systolic array composed of 16-bit/slice microsequencer structured processors is presented. System-design features such as broadcast data flow, tag bit movement, and integrated diagnostic test registers are described. The software development tools needed to map complex matrix-based signal-processing algorithms onto the systolic-processor system are described.
- Research Organization:
- Naval Ocean Systems Center, San Diego, CA (USA)
- OSTI ID:
- 6987813
- Report Number(s):
- AD-A-191581/8/XAB
- Country of Publication:
- United States
- Language:
- English
Similar Records
Floating-point systolic array including serial processors
A Josephson systolic array processor for multiplication/addition operations
Design and programming of systolic array cells for signal processing
Patent
·
Tue Oct 03 00:00:00 EDT 1989
·
OSTI ID:7129241
A Josephson systolic array processor for multiplication/addition operations
Conference
·
Thu Feb 28 23:00:00 EST 1991
· IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6092654
Design and programming of systolic array cells for signal processing
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:5923892