High speed digital data correlator having a synchronous pipelined full adder cell array
Patent
·
OSTI ID:6937882
This patent describes a high speed digital data correlator for detecting a known correlation word in a serial data stream having a known data rate. It comprises: first means for storing respective bits of the known correlation word, for receiving the serial data stream and a clock signal synchronous therewith; synchronous pipelined single bit full adder cell array means for providing a binary sum indicating a number of bit matches obtained by the first means; and second means for receiving the sum provided by the array means, comparing the sum with a predetermined threshold, and providing a synchronizing output signal when the comparison is obtained.
- Assignee:
- Amprex Corp., Redwood City, CA
- Patent Number(s):
- US 4903225; A
- Application Number:
- PPN: US 7-290717A
- OSTI ID:
- 6937882
- Country of Publication:
- United States
- Language:
- English
Similar Records
Apparatus for packing parallel data words having a variable width into parallel data words having a fixed width
Pipelined multiply-accumulate unit
Pipelineable structure for efficient multiplication and accumulation operations
Patent
·
Tue Oct 16 00:00:00 EDT 1990
·
OSTI ID:6098076
Pipelined multiply-accumulate unit
Patent
·
Sun Sep 07 00:00:00 EDT 1986
·
OSTI ID:5127988
Pipelineable structure for efficient multiplication and accumulation operations
Patent
·
Tue Jun 27 00:00:00 EDT 1989
·
OSTI ID:5590360