Machine organization of the IBM RISC System/6000 processor
Journal Article
·
· IBM Journal of Research and Development (International Business Machines); (USA)
- IBM Advanced Workstations Div., Austin, TX (US)
The IBM RISC System/6000 processor is a second-generation RISC processor which reduces the execution pipeline penalties caused by branch instructions and also provides high floating-point performance. It employs multiple functional units which operate concurrently to maximize the instruction execution rate. By employing these advanced machine-organization techniques, it can execute up to four instructions simultaneously. Approximately 11 MFLOPS are achieved on the LINPACK benchmarks.
- OSTI ID:
- 6764506
- Journal Information:
- IBM Journal of Research and Development (International Business Machines); (USA), Journal Name: IBM Journal of Research and Development (International Business Machines); (USA) Vol. 34:1; ISSN IBMJA; ISSN 0018-8646
- Country of Publication:
- United States
- Language:
- English
Similar Records
The IBM RISC System/6000 processor; Hardware overview
Instruction scheduling for the IBM RISC System/6000 processor
IBM RISC System/6000 processor architecture
Journal Article
·
Sun Dec 31 23:00:00 EST 1989
· IBM Journal of Research and Development (International Business Machines); (USA)
·
OSTI ID:7035844
Instruction scheduling for the IBM RISC System/6000 processor
Journal Article
·
Sun Dec 31 23:00:00 EST 1989
· IBM Journal of Research and Development (International Business Machines); (USA)
·
OSTI ID:6764487
IBM RISC System/6000 processor architecture
Journal Article
·
Sun Dec 31 23:00:00 EST 1989
· IBM Journal of Research and Development (International Business Machines); (USA)
·
OSTI ID:6764509