Instruction scheduling for the IBM RISC System/6000 processor
Journal Article
·
· IBM Journal of Research and Development (International Business Machines); (USA)
- International Business Machines Corp., Yorktown Heights, NY (USA). Thomas J. Watson Research Center
For fast execution on the IBM RISC System/6000 processor, instructions should be arranged in an order that uses the arithmetic units as efficiently as possible. This paper describes the scheduling requirements of the machine, and a scheduling algorithm for it that is used in two compilers.
- OSTI ID:
- 6764487
- Journal Information:
- IBM Journal of Research and Development (International Business Machines); (USA), Journal Name: IBM Journal of Research and Development (International Business Machines); (USA) Vol. 34:1; ISSN IBMJA; ISSN 0018-8646
- Country of Publication:
- United States
- Language:
- English
Similar Records
Machine organization of the IBM RISC System/6000 processor
IBM RISC System/6000 processor architecture
The IBM RISC System/6000 processor; Hardware overview
Journal Article
·
Sun Dec 31 23:00:00 EST 1989
· IBM Journal of Research and Development (International Business Machines); (USA)
·
OSTI ID:6764506
IBM RISC System/6000 processor architecture
Journal Article
·
Sun Dec 31 23:00:00 EST 1989
· IBM Journal of Research and Development (International Business Machines); (USA)
·
OSTI ID:6764509
The IBM RISC System/6000 processor; Hardware overview
Journal Article
·
Sun Dec 31 23:00:00 EST 1989
· IBM Journal of Research and Development (International Business Machines); (USA)
·
OSTI ID:7035844