Being stingy with multipliers
- Pennsylvania State Univ., University Park, PA (USA). Dept. of Computer Science
This paper contends that from an implementation point of view it is often the case that the chip area occupied by a VLSI signal processor is dominated and, therefore, largely determined by the area that must be devoted to multipliers. Therefore, signal processors that have high multiplier utilization (attain a higher throughput for a given number of multipliers) are of interest because it is possible for them to also attain good VLSI area utilization. The authors present several signal processing architectures that have optimal multiplier utilization and compare these architectures to several more conventional alternatives. They also demonstrate how their architectures achieve better multiplier utilization and, hence, VLSI area utilization without suffering a degradation in utilization of other resources (e.g., adders and interconnect).
- OSTI ID:
- 6637460
- Journal Information:
- IEEE Transactions on Computers (Institute of Electrical and Electronics Engineers); (USA), Journal Name: IEEE Transactions on Computers (Institute of Electrical and Electronics Engineers); (USA) Vol. 39:6; ISSN ITCOB; ISSN 0018-9340
- Country of Publication:
- United States
- Language:
- English
Similar Records
On bit sequential multipliers
Hierarchical multiprocessor architecture design in VLSI for real-time robotic control applications