Pipelined data processing system utilizing ideal floating point execution condition detection
This patent describes an instruction execution unit responsive to an instruction for providing a sequence of microcode control words to direct the processing of operand data associated with the instruction. The instruction execution unit consists of: (a) sequencing means, responsive to the instruction, for issuing first and second sequences of microcode control words corresponding to the instruction, the sequencing means including selector means for selecting the first or the second sequence of microcode control words for issuance by the sequencing means; and (b) determining means for determining from the operand data, concurrent with the issuance of a microcode control word by the sequencing means, whether the operand data is ideal with respect to the instruction, the determining means causing the selector means to select the second sequence of microcode control words for issuance to complete the processing of the operand data in response to the instruction when the operand data is ideal with respect to the instruction.
- Assignee:
- Amdahl Corp., Sunnyvale, CA
- Patent Number(s):
- US 4773035
- OSTI ID:
- 6600951
- Country of Publication:
- United States
- Language:
- English
Similar Records
Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
Enhanced CPU microbranching architecture