Multiple data patch CPU architecture
A CPU architecture is described for use in a data processing system wherein an instruction causes operands to be processed during execution of a microcode word having at least first, second, third, fourth, and fifth microcode fields, including: arithmetic logic means in a first data path for performing arithmetic logic operations on operands as specified by the first microcode field, at least one selectable function means in a second data path for performing operations on operands simultaneously with the arithmetic logic operations as specified by the second microcode field, a plurality of first register means for holding operands for processing by the arithmetic logic means and the function means, first select logic means, responsive to the third microcode field, for selectively connecting one of the first register means to the arithmetic logic means and one of the first register means to the function means, first return bus means for returning results from an operation of the arithmetic logic means to at least one of the first register means, second return bus means for returning results from an operation of the arithmetic logic means to at least one of the first register means, second return bus means for returning results from an operation of the function means to at least one of the first register means, at least one second register means connected to at least one of the first register means for holding operands for processing by the arithmetic logic means and the function means and selectively supplying the operands to the first register means in response to the fourth microcode field, and at least one second select logic means connected to at least one of the first register means for selectively connecting one of a plurality of data sources to the first register means in response to the fifth microcode field.
- Assignee:
- Tandem Computers Inc., Cupertino, CA
- Patent Number(s):
- US 4800486
- OSTI ID:
- 6275703
- Resource Relation:
- Patent File Date: Filed date 29 Sep 1983
- Country of Publication:
- United States
- Language:
- English
Similar Records
Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
Parallel digital processor