The single-chip FASTBUS slave interface
Conference
·
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA)
OSTI ID:6582412
This paper reports a single-chip implementation of the general-purpose FASTBUS slave interface (FSI) developed in ECL gate-array technology. The FSI will occupy on 1.6% of the available circuit board space while providing a complete 32-bit interface to the FASTBUS. All mandatory slave-interface requirements of IEEE 960 are supported, in addition to several non-mandatory requirements and the optional, extended MS code features. Geographic, logical, and broadcast addressing are implemented using on-chip registers. An optional multiple-module addressing technique is included that allows participating modules residing on a common crate or cable segment to respond as if individually addressed in sequence.
- OSTI ID:
- 6582412
- Report Number(s):
- CONF-900143--
- Conference Information:
- Journal Name: IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA) Journal Volume: 37:2
- Country of Publication:
- United States
- Language:
- English
Similar Records
The single-chip FASTBUS Slave Interface
The single-chip FASTBUS Slave Interface
An integrated high performance Fastbus slave interface
Conference
·
Sun Dec 30 23:00:00 EST 1990
·
OSTI ID:205218
The single-chip FASTBUS Slave Interface
Conference
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:5213802
An integrated high performance Fastbus slave interface
Conference
·
Sun Aug 01 00:00:00 EDT 1993
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:5946162