Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Worst-case test vectors for functional failure induced by total dose in CMOS microcircuits with transmission gates

Journal Article · · IEEE Transactions on Nuclear Science
DOI:https://doi.org/10.1109/23.658983· OSTI ID:644195
 [1];  [2];  [3]
  1. Army Research Lab., Adelphia, MD (United States)
  2. Univ. of Maryland, College Park, MD (United States)
  3. George Mason Univ., Fairfax, VA (United States)
The authors have recently developed fault models for functional and leakage-current failures induced in circuits containing static CMOS gates (e.g., INV, NOR and NAND). They used these fault models to automatically generate worst-case test vectors (WCTV) for circuits composed of the above gates as basic building blocks. However, CMOS circuits can be composed from other building blocks in addition to static CMOS gates. One of these is the transmission gate (TG). Static CMOS gates and TGs together make up the majority of CMOS circuits. Unfortunately, functional failures induced in circuits containing TGs have received little attention in the past. Moreover, the authors are not aware of previous effort to identify WCTV for CMOS circuits containing TGs. The focus in this paper is to develop fault models for CMOS circuits containing TGs, then use these models to identify the combinations of irradiation and postirradiation test vectors that can result in a worst-case failure level of the circuit under test. In their analysis, they will use the circuits in the CMOSN Cell Library. This analysis is supported by SPICE simulation that utilizes experimentally extracted transistor parameters. They have also used their analysis to interpret data from a previous total-dose testing a test chip designed using the CMOSN Cell Library and fabricated using 1 {mu} technology.
OSTI ID:
644195
Report Number(s):
CONF-970711--
Journal Information:
IEEE Transactions on Nuclear Science, Journal Name: IEEE Transactions on Nuclear Science Journal Issue: 6Pt1 Vol. 44; ISSN 0018-9499; ISSN IETNAE
Country of Publication:
United States
Language:
English

Similar Records

Gate-level modeling of leakage current failure induced by total dose for the generation of worst-case test vectors
Journal Article · Sat Nov 30 23:00:00 EST 1996 · IEEE Transactions on Nuclear Science · OSTI ID:445495

A circuit design for the improvement of radiation hardness in CMOS digital circuits
Journal Article · Tue Mar 31 23:00:00 EST 1992 · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) · OSTI ID:5096313

CMOS/SOS NAND gate sapphire photocurrrent compensation
Conference · Sun Nov 30 23:00:00 EST 1975 · IEEE Trans. Nucl. Sci., v. NS-22, no. 6, pp. 2617-2620 · OSTI ID:4094717