System control network for multiple processor modules
This patent describes, in a network of multiple units of processors and digital modules, a control network system for providing direct communication capability between any two digital units in the network designated as a transmitting unit and a receiving unit. The system comprises: (a) processor means wherein each processor means includes a maintenance processor means for interfacing the processor means to a system network bus means, the maintenance processor means including: means to generate a LOCK signal; means to generate an address signal to indicate presence of address data; means to generate a strobe when transmitting and an acknowledge signal when receiving; (b) network bus means connecting each maintenance processor means to every other maintenance processor means, the network bus means including: a first set of bit lines for transferring data bits from the transmitting unit to the receiving unit; and a second bit line for carrying a LOCK signal to hold the network bus means available for exclusive use of the unit originating the LOCK signal, the LOCK signal originated by the transmitting unit.
- Assignee:
- Burroughs Corp., Detroit, MI
- Patent Number(s):
- US 4658353
- OSTI ID:
- 6394927
- Country of Publication:
- United States
- Language:
- English
Similar Records
Interprocessor communication
Multi-processor using shared buses