Multiprocessing system for performing floating point arithmetic operations
This patent describes a data processing system. It comprises: a fixed point arithmetic processor means for performing fixed point arithmetic operations and including control means for decoding a floating point arithmetic instruction specifying a floating point arithmetic operation, and an addressing means for computing addresses for floating point data for the floating point operation from a memory means. The memory means for storing data and including means for receiving the addresses from the fixed point arithmetic processor means and providing the floating point data to a floating point arithmetic processor means; and the floating point arithmetic processor means for performing floating point arithmetic operations and including control means for decoding the floating point instruction and performing the specified floating point arithmetic operation upon the floating point data from the memory means.
- Assignee:
- IBM Corp., Armonk, NY (USA)
- Patent Number(s):
- A; US 4961162
- Application Number:
- PPN: US s 7-297782
- OSTI ID:
- 6328963
- Country of Publication:
- United States
- Language:
- English
Similar Records
Method and apparatus for addressing a memory by array transformations
Parallel digital processor