Method and apparatus for addressing a memory by array transformations
This patent describes a method of generating addressing sequences for accessing a multidimensional array of data in a digital system. It comprises: interpreting instruction commands; performing arithmetic operations based on the commands; storing data used in the arithmetic operations in a memory means; generating addressing sequences specified by an array transformation of a high-level programming language in accordance with a nested series of parameters of the array transformation, for serially accessing all elements of the data array; interpreting a boundary parameter of the array transformation for controlling the generating of the addressing sequences when an address of the sequence is generated outside a boundary of the array; and transferring the data between the memory means and arithmetic means performing the arithmetic operations as specified by the array transformation.
- Assignee:
- Raytheon Co., Lexington, MA (USA)
- Patent Number(s):
- US 4959776; A
- Application Number:
- PPN: US s 7-279607
- OSTI ID:
- 6275235
- Country of Publication:
- United States
- Language:
- English
Similar Records
Multiprocessing system for performing floating point arithmetic operations
Instruction execution accelerator for a pipelined digital machine with virtual memory