Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Systolic processor for signal processing

Book ·
OSTI ID:6292841

A systolic array is a natural architecture for a high-performance signal processor, in part because of the extensive use of inner-product operations in signal processing. The modularity and simple interconnection of systolic arrays promise to simplify the development of cost-effective, high-performance, special-purpose processors. ESL incorporated has built a proof of concept model of a systolic processor. It is flexible enough to permit experimentation with a variety of algorithms and applications. ESL is exploring the application of systolic processors to image- and signal-processing problems. This paper describes this experimental system and some of its applications to signal processing. ESL is also pursuing new types of systolic architectures, including the VLSI implementation of systolic cells for solving systems of linear equations. These new systolic architectures allow the real-time design of adaptive filters. 14 references.

OSTI ID:
6292841
Country of Publication:
United States
Language:
English

Similar Records

Partitioning: An essential step in mapping algorithms into systolic array processors
Journal Article · Wed Jul 01 00:00:00 EDT 1987 · Computer; (United States) · OSTI ID:5804072

Design and programming of systolic array cells for signal processing
Thesis/Dissertation · Sat Dec 31 23:00:00 EST 1988 · OSTI ID:5923892

On supercomputing with systolic/wavefront array processors
Journal Article · Sun Jul 01 00:00:00 EDT 1984 · Proc. IEEE; (United States) · OSTI ID:5083359