Partitioning: An essential step in mapping algorithms into systolic array processors
- Facultad de Informatica de Barcelona, Universidad Politecnica de Cataluna
Many scientific and technical applications require high computing speed; those involving matrix computations are typical. For applications involving matrix computations, algorithmically specialized, high-performance, low-cost architectures have been conceived and implemented. Systolic array processors (SAPs) are a good example of these machines. An SAP is a regular array of simple processing elements (PEs) that have a nearest-neighbor interconnection pattern. The simplicity, modularity, and expandability of SAPs make them suitable for VLSI/WSI implementation. Algorithms that are efficiently executed on SAPs are called systolic algorithms (SAs). An SA uses an array of systolic cells whose parallel operations must be specified. When an SA is executed on an SAP, the specified computations of each cell are carried out by a PE of the SAP.
- OSTI ID:
- 5804072
- Journal Information:
- Computer; (United States), Journal Name: Computer; (United States) Vol. 20:7; ISSN 0018-9162; ISSN CPTRB
- Country of Publication:
- United States
- Language:
- ENGLISH
Similar Records
On the design of fault-tolerant two-dimensional systolic arrays for yield enhancement
Systolic diagnosis of processor arrays