Three phased pipelined signal processor
Patent
·
OSTI ID:6242998
An improved pipelined instruction processor is described comprising a system clock, a working register file, an instruction store, instruction decoding means, an arithmetic computation and logic unit, a multiplier and interconnecting data and instruction busses for directing digital data to the register file, to the arithmetic and logic unit and to the multiplier for controlling the arithmetic and logic unit and the multiplier in response to interrupts and executed instructions.
- Assignee:
- International Business Machines Corp., Armonk, NY
- Patent Number(s):
- US 4794517
- OSTI ID:
- 6242998
- Country of Publication:
- United States
- Language:
- English
Similar Records
Parallel digital processor
Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
Floating point only SIMD instruction set architecture including compare, select, Boolean, and alignment operations
Patent
·
Mon Feb 12 23:00:00 EST 1990
·
OSTI ID:6893710
Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
Patent
·
Tue Jul 24 00:00:00 EDT 1990
·
OSTI ID:6473540
Floating point only SIMD instruction set architecture including compare, select, Boolean, and alignment operations
Patent
·
Mon Feb 28 23:00:00 EST 2011
·
OSTI ID:1018063
Related Subjects
99 GENERAL AND MISCELLANEOUS
990210* -- Supercomputers-- (1987-1989)
ARRAY PROCESSORS
COMPUTER ARCHITECTURE
COMPUTERS
CONTROL EQUIPMENT
DATA TRANSMISSION SYSTEMS
DIGITAL COMPUTERS
DIGITAL SYSTEMS
ELECTRONIC CIRCUITS
EQUIPMENT
LOGIC CIRCUITS
MEMORY DEVICES
PARALLEL PROCESSING
PROGRAMMING
RECORDING SYSTEMS
SUPERCOMPUTERS
SYNCHRONIZATION
990210* -- Supercomputers-- (1987-1989)
ARRAY PROCESSORS
COMPUTER ARCHITECTURE
COMPUTERS
CONTROL EQUIPMENT
DATA TRANSMISSION SYSTEMS
DIGITAL COMPUTERS
DIGITAL SYSTEMS
ELECTRONIC CIRCUITS
EQUIPMENT
LOGIC CIRCUITS
MEMORY DEVICES
PARALLEL PROCESSING
PROGRAMMING
RECORDING SYSTEMS
SUPERCOMPUTERS
SYNCHRONIZATION