Improvements in floating point addition/subtraction operations
Patent
·
OSTI ID:6101400
Apparatus is described for decreasing the latency time associated with floating point addition and subtraction in a computer, using a novel bifurcated, pre-normalization/post-normalization approach that distinguishes between differences of floating point exponents.
- DOE Contract Number:
- W-7405-ENG-48
- Assignee:
- Dept of Energy
- Application Number:
- ON: TI85006009
- OSTI ID:
- 6101400
- Resource Relation:
- Other Information: Portions are illegible in microfiche products
- Country of Publication:
- United States
- Language:
- English
Similar Records
Bifurcated method and apparatus for floating point addition with decreased latency time
Quantifying the Impact of Single Bit Flips on Floating Point Arithmetic
Bifurcated method and apparatus for floating point addition with decreased latency time
Patent
·
Thu Jan 01 00:00:00 EST 1987
·
OSTI ID:6101400
Quantifying the Impact of Single Bit Flips on Floating Point Arithmetic
Technical Report
·
Thu Aug 01 00:00:00 EDT 2013
·
OSTI ID:6101400
+1 more
Bifurcated method and apparatus for floating point addition with decreased latency time
Patent
·
Tue Jan 27 00:00:00 EST 1987
·
OSTI ID:6101400