Improvements in floating point addition/subtraction operations
Patent
·
OSTI ID:6101400
Apparatus is described for decreasing the latency time associated with floating point addition and subtraction in a computer, using a novel bifurcated, pre-normalization/post-normalization approach that distinguishes between differences of floating point exponents.
- DOE Contract Number:
- W-7405-ENG-48
- Assignee:
- Dept of Energy
- Patent Number(s):
- None
- Application Number:
- ON: TI85006009
- OSTI ID:
- 6101400
- Country of Publication:
- United States
- Language:
- English
Similar Records
Bifurcated method and apparatus for floating point addition with decreased latency time
Bifurcated method and apparatus for floating point addition with decreased latency time
Multiprocessing system for performing floating point arithmetic operations
Patent
·
Wed Dec 31 23:00:00 EST 1986
·
OSTI ID:866121
Bifurcated method and apparatus for floating point addition with decreased latency time
Patent
·
Mon Jan 26 23:00:00 EST 1987
·
OSTI ID:6721431
Multiprocessing system for performing floating point arithmetic operations
Patent
·
Tue Oct 02 00:00:00 EDT 1990
·
OSTI ID:6328963