A pipelined gray code-to-natural binary decoder for use in a Josephson A/D converter
A 4-bit A/D conversion system with a sampling rate of up to 5 GHz utilizing Josephson digital technology is being constructed. The system consists of a comparator stage, which utilizes the multiple lobes of Josephson interferometers to achieve 4-bit Gray code encoding of an analog signal with only 4 comparators; a decoding stage, to process the Gray code into natural binary; and an interface stage, to amplify the millivolt level Josephson signals in order to drive room temperature instruments. The authors report on the design, construction, and testing of a 2-bit decoder stage. The decoder utilizes alternating latch and logic blocks operating in a pipelined fashion to perform the decoding while maintaining the speed of the input stage. Timing is controlled by a multi-phase overlapping clock. The fabrication technology used is an eightlevel Pb alloy process, with 5 ..mu..m linewidths. Extension to 4 bits is discussed.
- Research Organization:
- Dept. of Electrical Engineering and Computer Sciences and Electronics Research Lab, Univ. of California, Berkeley, CA 94720
- OSTI ID:
- 5718542
- Journal Information:
- IEEE Trans. Magn.; (United States), Vol. 19:3
- Country of Publication:
- United States
- Language:
- English
Similar Records
Josephson 4 K-bit cache memory design for a prototype signal processor. III. Decoding, sensing, and timing
A 4-bit Josephson data processor chip
Related Subjects
GENERAL PHYSICS
ANALOG-TO-DIGITAL CONVERTERS
COMPARATOR CIRCUITS
DESIGN
FABRICATION
JOSEPHSON JUNCTIONS
DIGITAL CIRCUITS
GHZ RANGE 01-100
PERFORMANCE TESTING
TIN ALLOYS
ALLOYS
ELECTRONIC CIRCUITS
ELECTRONIC EQUIPMENT
EQUIPMENT
FREQUENCY RANGE
GHZ RANGE
JUNCTIONS
SUPERCONDUCTING JUNCTIONS
TESTING
420201* - Engineering- Cryogenic Equipment & Devices