New methodology for systematic construction of systolic arrays
Thesis/Dissertation
·
OSTI ID:5575189
Transforming an algorithm, represented by mathematical expressions with uniform and bounded index spaces, into a systolic-array architecture is discussed. Systolic arrays are highly structured architectures tailored to a specific application. They have specific architectural properties such as simple processing elements (cells), simple and regular data and control communication, and local-cell interconnections. The new design method is based on an understanding of the relationship between two highly structured representations of the algorithms: the mathematical expressions and their systolic solutions. The method consists of three major steps: algorithm representation, algorithm model, and architecture specification. The algorithm representation involves the translation of mathematical expressions into a set of equivalent simple computations which are grouped into subsets based on the required set of operations and same type operands. In the algorithm model, the properties of systolic arrays are represented in terms of feature interrelationships. A sub-systolic array is designed separately for each subset of the simple computations. The final array is constructed by joining the sub-systolic arrays. Other architecture specifications, such as data movement and cell count ratio, are determined early in a design process and thus can be used to select systolic solutions that require fewest cells and lowest I/O bandwidth.
- Research Organization:
- Michigan State Univ., East Lansing, MI (USA)
- OSTI ID:
- 5575189
- Country of Publication:
- United States
- Language:
- English
Similar Records
Analysis of systolic and systolic-type arrays
Algorithm implementation and design of reconfigurable mixed systolic arrays
Systolic temporal arithmetic: A new formalism for specification, verification, and synthesis of systolic arrays
Thesis/Dissertation
·
Tue Dec 31 23:00:00 EST 1985
·
OSTI ID:5127821
Algorithm implementation and design of reconfigurable mixed systolic arrays
Thesis/Dissertation
·
Mon Dec 31 23:00:00 EST 1984
·
OSTI ID:5641021
Systolic temporal arithmetic: A new formalism for specification, verification, and synthesis of systolic arrays
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:5815995