SEU induced errors observed in microprocessor systems
Journal Article
·
· IEEE Transactions on Nuclear Science
- Univ. of Surrey, Guildford (United Kingdom). Surrey Space Centre
- TIMA Lab., Grenoble (France)
- Centre National d`Etudes Spatiales, Toulouse (France)
In this paper, the authors present software tools for predicting the rate and nature of observable SEU induced errors in microprocessor systems. These tools are built around a commercial microprocessor simulator and are used to analyze real satellite application systems. Results obtained from simulating the nature of SEU induced errors are shown to correlate with ground-based radiation test data.
- OSTI ID:
- 323969
- Report Number(s):
- CONF-980705--
- Journal Information:
- IEEE Transactions on Nuclear Science, Journal Name: IEEE Transactions on Nuclear Science Journal Issue: 6Pt1 Vol. 45; ISSN 0018-9499; ISSN IETNAE
- Country of Publication:
- United States
- Language:
- English
Similar Records
A method for characterizing a microprocessor's vulnerability to SEU
SEU simulation and testing of resistor-hardened D-latches in the SA3300 microprocessor
SEU rate prediction and measurement of GaAs SRAMs onboard the CRRES satellite
Conference
·
Wed Nov 30 23:00:00 EST 1988
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:6268166
SEU simulation and testing of resistor-hardened D-latches in the SA3300 microprocessor
Conference
·
Sat Nov 30 23:00:00 EST 1991
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:5613797
SEU rate prediction and measurement of GaAs SRAMs onboard the CRRES satellite
Conference
·
Tue Nov 30 23:00:00 EST 1993
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:7125363