Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Packaging a 650V/400A GaN Half-bridge Power Module with Ultra-low Parasitics for Electric Vehicle Drive Applications

Conference ·
OSTI ID:2518980
This paper proposes a compact and efficient half-bridge power module with three 650 V / 150 A GaN dies in parallel. The power module incorporates a main power printed circuit board (PCB), an interface PCB, and a flex PCB to achieve low parasitics in both power loop and gate-side connection, resolving the issue of high parasitics typically encountered with wire bonding in high-current applications. Additionally, the interface PCB decouples the design constraints between the power loop and the gate loops. The proposed design is optimized with a vertical loop configuration to reduce power loop inductance through magnetic flux cancellation. Finite element analysis indicates that the power loop inductance is 0.58 nH at 100 MHz, while the maximum die junction temperature reaches 131 °C under an ambient temperature of 65 °C and a load current of 385 A. The proposed multi-piece PCB structure reduces the inductance of the drive circuit to minimize EMI and to mitigate false triggering. At the same time, it reduces impedance mismatches across different driver circuits, thereby achieving dynamic current sharing in multi-chip parallel configurations. Under simulation conditions of 400 V / 385 A, the current imbalance among chips was limited to 5 A. A 400 V / 385 A double-pulse test was conducted to experimentally validate the performance of the proposed power module.
Research Organization:
The University of Tennessee, Knoxville
Sponsoring Organization:
USDOE Office of Energy Efficiency and Renewable Energy (EERE), Office of Sustainable Transportation. Vehicle Technologies Office (VTO)
DOE Contract Number:
EE0010597
OSTI ID:
2518980
Country of Publication:
United States
Language:
English

Similar Records

Method for reworkable packaging of high speed, low electrical parasitic power electronics modules through gate drive integration
Patent · Tue Aug 02 00:00:00 EDT 2016 · OSTI ID:1279755

Design of a low parasitic inductance SiC power module with double-sided cooling
Conference · Tue Feb 28 23:00:00 EST 2017 · OSTI ID:1399433

Hybrid MOSFET/Driver for Ultra-Fast Switching
Journal Article · Tue Jul 14 00:00:00 EDT 2009 · IEEE Transactions on Dielectrics and Electrical Insulation · OSTI ID:959349

Related Subjects