Single event upsets in gallium arsenide pseudo-complementary MESFET logic
Journal Article
·
· IEEE Transactions on Nuclear Science
- Naval Postgraduate School, Monterey, CA (United States). Dept. of Electrical and Computer Engineering
- SFA Inc., Landover, MD (United States)
- Naval Research Lab., Washington, DC (United States)
An introduction to gallium arsenide (GaAs) Pseudo-Complementary MESFET Logic (PCML) circuits is presented. PCML was developed to reduce the sensitivity of high-speed GaAs logic to radiation-induced single event upsets (SEUs). Experiments for testing the single-event upset (SEU) sensitivity of GaAs PCML integrated circuits (ICs) are described. The results of the experiments are analyzed. This new type of high-speed, low-power, GaAs logic provides decreased sensitivity to SEUs compared to more traditional circuit designs such as Directly-Coupled FET Logic (DCFL). PCML is fully compatible with existing GaAs E/D MESFET fabrication processes, such as those commonly used to make DCFL.
- OSTI ID:
- 203704
- Report Number(s):
- CONF-950716--
- Journal Information:
- IEEE Transactions on Nuclear Science, Journal Name: IEEE Transactions on Nuclear Science Journal Issue: 6Pt1 Vol. 42; ISSN 0018-9499; ISSN IETNAE
- Country of Publication:
- United States
- Language:
- English
Similar Records
Single event upsets in gallium arsenide dynamic logic
Single-event upset in GaAs E/D MESFET logic
Energy deposition in gallium arsenide. Final report
Conference
·
Wed Nov 30 23:00:00 EST 1994
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6488790
Single-event upset in GaAs E/D MESFET logic
Conference
·
Fri Nov 30 23:00:00 EST 1990
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:5933571
Energy deposition in gallium arsenide. Final report
Technical Report
·
Mon Nov 11 23:00:00 EST 1985
·
OSTI ID:5907162