Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

Dynamic voltage and frequency scaling based on memory channel slack

Patent ·
OSTI ID:1840446
;
A processing system scales power to memory and memory channels based on identifying causes of stalls of threads of a wavefront. If the cause is other than an outstanding memory request, the processing system throttles power to the memory to save power. If the stall is due to memory stalls for a subset of the memory channels servicing memory access requests for threads of a wavefront, the processing system adjusts power of the memory channels servicing memory access request for the wavefront based on the subset. By boosting power to the subset of channels, the processing system enables the wavefront to complete processing more quickly, resulting in increased processing speed. Conversely, by throttling power to the remainder of channels, the processing system saves power without affecting processing speed.
Research Organization:
Advanced Micro Devices Inc., Santa Clara, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC52-07NA27344
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
Patent Number(s):
11,119,665
Application Number:
16/212,388
OSTI ID:
1840446
Country of Publication:
United States
Language:
English

References (4)

MemScale
  • Deng, Qingyuan; Meisner, David; Ramos, Luiz
  • Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems - ASPLOS '11 https://doi.org/10.1145/1950365.1950392
conference January 2011
Managing DRAM Latency Divergence in Irregular GPGPU Applications
  • Chatterjee, Niladrish; O'Connor, Mike; Loh, Gabriel H.
  • SC14: International Conference for High Performance Computing, Networking, Storage and Analysis https://doi.org/10.1109/SC.2014.16
conference November 2014
MultiScale
  • Deng, Qingyuan; Meisner, David; Bhattacharjee, Abhishek
  • Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design - ISLPED '12 https://doi.org/10.1145/2333660.2333727
conference January 2012
Architecting for power management: The IBM® POWER7™ approach conference January 2010

Similar Records

Prioritizing local and remote memory access in a non-uniform memory access architecture
Patent · Mon Nov 16 23:00:00 EST 2020 · OSTI ID:1771644
Memory access response merging in a memory hierarchy
Patent · Tue Aug 02 00:00:00 EDT 2022 · OSTI ID:1924944
Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests
Patent · Tue Sep 02 00:00:00 EDT 2014 · OSTI ID:1156946

Related Subjects