Memory access response merging in a memory hierarchy
Patent
·
OSTI ID:1924944
A system and method for efficiently processing memory requests are described. A computing system includes multiple compute units, multiple caches of a memory hierarchy and a communication fabric. A compute unit generates a memory access request that misses in a higher level cache, which sends a miss request to a lower level shared cache. During servicing of the miss request, the lower level cache merges identification information of multiple memory access requests targeting a same cache line from multiple compute units into a merged memory access response. The lower level shared cache continues to insert information into the merged memory access response until the lower level shared cache is ready to issue the merged memory access response. An intermediate router in the communication fabric broadcasts the merged memory access response into multiple memory access responses to send to corresponding compute units.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 11,403,221
- Application Number:
- 17/031,706
- OSTI ID:
- 1924944
- Country of Publication:
- United States
- Language:
- English
Similar Records
Prioritizing local and remote memory access in a non-uniform memory access architecture
Using predictions of outcomes of cache memory access requests for controlling whether a request generator sends memory access requests to a memory in parallel with cache memory access requests
Selective data retrieval based on access latency
Patent
·
Mon Nov 16 23:00:00 EST 2020
·
OSTI ID:1771644
Using predictions of outcomes of cache memory access requests for controlling whether a request generator sends memory access requests to a memory in parallel with cache memory access requests
Patent
·
Tue Jul 21 00:00:00 EDT 2020
·
OSTI ID:1735050
Selective data retrieval based on access latency
Patent
·
Mon Dec 09 23:00:00 EST 2019
·
OSTI ID:1600387