Method and apparatus for asynchronous scheduling
Patent
·
OSTI ID:1824026
A method and apparatus of asynchronous scheduling in a graphics device includes sending one or more instructions from an instruction scheduler to one or more instruction first-in/first-out (FIFO) devices. An instruction in the one or more FIFO devices is selected for execution by a single-instruction/multiple-data (SIMD) pipeline unit. It is determined whether all operands for the selected instruction are available for execution of the instruction, and if all the operands are available, the selected instruction is executed on the SIMD pipeline unit. The self-timed arithmetic pipeline unit (SIMD pipeline unit) is effectively encapsulated in a synchronous, (e.g., clocked by global clock), scheduler and register file environment.
- Research Organization:
- Advanced Micro Devices, Inc., Sunnyvale, CA (United States); ATI Technologies ULC, Markham, CA (United States); Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- ATI Technologies UL (Markham, CA); Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Number(s):
- 11,023,242
- Application Number:
- 15/417,555
- OSTI ID:
- 1824026
- Country of Publication:
- United States
- Language:
- English
Similar Records
Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
Three phased pipelined signal processor
Code generation and instruction scheduling for pipelined SISD machines
Patent
·
Tue Jul 24 00:00:00 EDT 1990
·
OSTI ID:6473540
Three phased pipelined signal processor
Patent
·
Mon Dec 26 23:00:00 EST 1988
·
OSTI ID:6242998
Code generation and instruction scheduling for pipelined SISD machines
Thesis/Dissertation
·
Wed Dec 31 23:00:00 EST 1986
·
OSTI ID:6565896