Memory address translation

Beard, Jonathan Curtis; Rusitoru, Roxana; Dunham, Curtis Glenn

Memory address translation

Patent · Mon Nov 25 23:00:00 EST 2019

OSTI ID:1600328

Beard, Jonathan Curtis; Rusitoru, Roxana; Dunham, Curtis Glenn

A memory address translation apparatus comprises a translation data store to store one or more instances of translation data. Each instance provides address range boundary values defining a range of virtual memory addresses between respective virtual memory address boundaries in a virtual memory address space, and indicates a translation between a virtual memory address in the range of virtual memory addresses and a corresponding output memory address in an output address space. When a given virtual memory address to be translated lies outside the ranges of virtual memory addresses defined by any instances of the translation data stored by the translation data store, detector circuitry retrieves one or more further instances of the translation data and translation circuitry applies the translation defined by a detected instance of the translation data to the given virtual memory address.

Research Organization:: Arm Limited, Cambridge (United Kingdom)

Sponsoring Organization:: USDOE

Assignee:: ARM Limited (Cambridge, GB)

Patent Number(s):: 10,489,304

Application Number:: 15/650,056

OSTI ID:: 1600328

Country of Publication:: United States

Language:: English

References (13)

A hybrid shared memory heterogeneous execution platform for PCIe-based GPGPUs Shukla, Sambit K.; Bhuyan, Laxmi N. 2013 20th International Conference on High Performance Computing (HiPC), 20th Annual International Conference on High Performance Computing https://doi.org/10.1109/HiPC.2013.6799140	conference	December 2013
Redundant memory mappings for fast access to large memories Karakostas, Vasileios; Gandhi, Jayneel; Ayar, Furkan Proceedings of the 42nd Annual International Symposium on Computer Architecture https://doi.org/10.1145/2749469.2749471	conference	June 2015
Suspending, migrating and resuming HPC virtual clusters Anedda, Paolo; Leo, Simone; Manca, Simone Future Generation Computer Systems, Vol. 26, Issue 8 https://doi.org/10.1016/j.future.2010.05.007	journal	October 2010
Decoupled hardware support for distributed shared memory Reinhardt, Steven K.; Pfile, Robert W.; Wood, David A. ACM SIGARCH Computer Architecture News, Vol. 24, Issue 2 https://doi.org/10.1145/232974.232979	journal	May 1996
A memory hierarchy-aware metadata management technique for Solid State Disks Bang, Kwanhu; Park, Sang-Hoon; Jun, Minje 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) https://doi.org/10.1109/MWSCAS.2011.6026485	conference	August 2011
Range Translations for Fast Virtual Memory Gandhi, Jayneel; Karakostas, Vasileios; Ayar, Furkan IEEE Micro, Vol. 36, Issue 3 https://doi.org/10.1109/MM.2016.10	journal	May 2016
Secure Memory Accesses on Networks-on-Chip Fiorin, Leandro; Palermo, Gianluca; Lukovic, Slobodan IEEE Transactions on Computers, Vol. 57, Issue 9 https://doi.org/10.1109/TC.2008.69	journal	September 2008
Evaluation of delta compression techniques for efficient live migration of large virtual machines Svärd, Petter; Hudzia, Benoit; Tordsson, Johan Proceedings of the 7th ACM SIGPLAN/SIGOPS international conference on Virtual execution environments - VEE '11 https://doi.org/10.1145/1952682.1952698	conference	January 2011
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation Mazonka, Oleg; Tsoutsos, Nektarios Georgios; Maniatakos, Michail IEEE Transactions on Information Forensics and Security, Vol. 11, Issue 9 https://doi.org/10.1109/TIFS.2016.2569062	journal	September 2016
CloudNet: Dynamic Pooling of Cloud Resources by Live WAN Migration of Virtual Machines Wood, Timothy; Ramakrishnan, K. K.; Shenoy, Prashant IEEE/ACM Transactions on Networking, Vol. 23, Issue 5 https://doi.org/10.1109/TNET.2014.2343945	journal	October 2015
Efficient memory virtualization for Cross-ISA system mode emulation Chang, Chao-Jui; Wu, Jan-Jan; Hsu, Wei-Chung ACM SIGPLAN Notices, Vol. 49, Issue 7 https://doi.org/10.1145/2674025.2576201	journal	March 2014
Efficient virtual memory for big memory servers Basu, Arkaprava; Gandhi, Jayneel; Chang, Jichuan ACM SIGARCH Computer Architecture News, Vol. 41, Issue 3, p. 237-248 https://doi.org/10.1145/2508148.2485943	journal	July 2013
Hybrid TLB Coalescing Park, Chang Hyun; Heo, Taekyung; Jeong, Jungi Proceedings of the 44th Annual International Symposium on Computer Architecture https://doi.org/10.1145/3079856.3080217	conference	June 2017

Similar Records

Memory system for a data processing network

Patent · Mon Jan 13 23:00:00 EST 2020 · OSTI ID:1632438

Method and apparatus for addressing a memory by array transformations

Patent · Tue Sep 25 00:00:00 EDT 1990 · OSTI ID:6275235

Fast address translation for virtual machines

Patent · Tue Apr 07 00:00:00 EDT 2020 · OSTI ID:1650745

Related Subjects

97 MATHEMATICS AND COMPUTING

Memory address translation

Citation Formats

References (13)

Similar Records

Related Subjects