Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

Centrally managed unified shared virtual address space

Patent ·
OSTI ID:1420778
Systems, apparatuses, and methods for managing a unified shared virtual address space. A host may execute system software and manage a plurality of nodes coupled to the host. The host may send work tasks to the nodes, and for each node, the host may externally manage the node's view of the system's virtual address space. Each node may have a central processing unit (CPU) style memory management unit (MMU) with an internal translation lookaside buffer (TLB). In one embodiment, the host may be coupled to a given node via an input/output memory management unit (IOMMU) interface, where the IOMMU frontend interface shares the TLB with the given node's MMU. In another embodiment, the host may control the given node's view of virtual address space via memory-mapped control registers.
Research Organization:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC52-07NA27344
Assignee:
Advanced Micro Devices, Inc. (Sunnyvale, CA)
Patent Number(s):
9,892,058
Application Number:
14/970,940
OSTI ID:
1420778
Country of Publication:
United States
Language:
English

References (5)

Scalable locality-conscious multithreaded memory allocation
  • Schneider, Scott; Antonopoulos, Christos D.; Nikolopoulos, Dimitrios S.
  • ISMM '06 Proceedings of the 5th international symposium on Memory management, p. 84-94 https://doi.org/10.1145/1133956.1133968
conference January 2006
Lazy TLB consistency for large-scale multiprocessors conference January 1997
DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory
  • Villavieja, Carlos; Karakostas, Vasileios; Vilanova, Lluis
  • 2011 International Conference on Parallel Architectures and Compilation Techniques https://doi.org/10.1109/PACT.2011.65
conference October 2011
Hierarchical Z-buffer visibility
  • Greene, Ned; Kass, Michael; Miller, Gavin
  • Proceedings of the 20th annual conference on Computer graphics and interactive techniques - SIGGRAPH '93 https://doi.org/10.1145/166117.166147
conference January 1993
Multiprocessing aspects of the PowerPC 601 conference January 1993

Similar Records

A VLSI chip set for a multiprocessor workstation; Part II: A memory management unit and cache controller
Journal Article · 1989 · IEEE Journal of Solid-State Circuits (Institute of Electrical and Electronics Engineers); (USA) · OSTI ID:6845349
Virtually addressed caches for multiprogramming and multiprocessing environments
Thesis/Dissertation · 1984 · OSTI ID:5968441
Dynamically adapting mechanism for translation lookaside buffer shootdowns
Patent · 2020 · OSTI ID:1632526

Related Subjects

97 MATHEMATICS AND COMPUTING