Single instruction multiple data page table walk scheduling at input output memory management unit
Patent
·
OSTI ID:1576446
A data processing system includes a memory and an input output memory management unit that is connected to the memory. The input output memory management unit is adapted to receive batches of address translation requests. The input output memory management unit has instructions that identify, from among the batches of address translation requests, a later batch having a lower number of memory access requests than an earlier batch, and selectively schedules access to a page table walker for each address translation request of a batch.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,437,736
- Application Number:
- 15/852,442
- OSTI ID:
- 1576446
- Country of Publication:
- United States
- Language:
- English
Similar Records
Quality of service for input/output memory management unit
Dynamic adaptation of memory page management policy
Virtual cache system using page level number generating cam to access other memories for processing requests relating to a page
Patent
·
Tue Oct 12 00:00:00 EDT 2021
·
OSTI ID:1859944
Dynamic adaptation of memory page management policy
Patent
·
Tue Jul 07 00:00:00 EDT 2020
·
OSTI ID:1735009
Virtual cache system using page level number generating cam to access other memories for processing requests relating to a page
Patent
·
Mon Nov 14 23:00:00 EST 1988
·
OSTI ID:6385452