Dynamic remapping of cache lines
Patent
·
OSTI ID:1531936
A method of managing cache memory includes accessing a cache memory at a primary index that corresponds to an address specified in an access request. A determination is made that accessing the cache memory at the primary index does not result in a cache hit on a cache line with an error-free status. In response to this determination, the primary index is mapped to a secondary index and data for the address is written to a cache line at the secondary index.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Number(s):
- 9,424,195
- Application Number:
- 14/253,785
- OSTI ID:
- 1531936
- Country of Publication:
- United States
- Language:
- English
Similar Records
GPU cache management based on locality type detection
Using predictions of outcomes of cache memory access requests for controlling whether a request generator sends memory access requests to a memory in parallel with cache memory access requests
Dynamic cache bypassing
Patent
·
Tue Nov 01 00:00:00 EDT 2022
·
OSTI ID:1986767
Using predictions of outcomes of cache memory access requests for controlling whether a request generator sends memory access requests to a memory in parallel with cache memory access requests
Patent
·
Tue Jul 21 00:00:00 EDT 2020
·
OSTI ID:1735050
Dynamic cache bypassing
Patent
·
Tue Mar 24 00:00:00 EDT 2020
·
OSTI ID:1637804