Structures of and methods for forming vertically aligned Si wire arrays
Patent
·
OSTI ID:1531871
A structure consisting of vertically aligned wire arrays on a Si substrate and a method for producing such wire arrays. The wire arrays are fabricated and positioned on a substrate with an orientation and density particularly adapted for conversion of received light to energy. A patterned oxide layer is used to provide for wire arrays that exhibit narrow diameter and length distribution and provide for controlled wire position.
- Research Organization:
- California Institute of Technology (CalTech), Pasadena, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- FG02-03ER15483
- Assignee:
- California Institute of Technology (Pasadena, CA)
- Patent Number(s):
- 8,530,338
- Application Number:
- 12/176,099
- OSTI ID:
- 1531871
- Resource Relation:
- Patent File Date: 2008-07-18
- Country of Publication:
- United States
- Language:
- English
Similar Records
Method for reuse of wafers for growth of vertically-aligned wire arrays
Method for reuse of wafers for growth of vertically-aligned wire arrays
Method for reuse of wafers for growth of vertically-aligned wire arrays
Patent
·
Tue Jul 17 00:00:00 EDT 2012
·
OSTI ID:1531871
+1 more
Method for reuse of wafers for growth of vertically-aligned wire arrays
Patent
·
Tue Mar 22 00:00:00 EDT 2011
·
OSTI ID:1531871
+1 more
Method for reuse of wafers for growth of vertically-aligned wire arrays
Patent
·
Tue Jun 04 00:00:00 EDT 2013
·
OSTI ID:1531871
+1 more