Store operations to maintain cache coherence
Patent
·
OSTI ID:1389845
In one embodiment, a computer-implemented method includes encountering a store operation during a compile-time of a program, where the store operation is applicable to a memory line. It is determined, by a computer processor, that no cache coherence action is necessary for the store operation. A store-without-coherence-action instruction is generated for the store operation, responsive to determining that no cache coherence action is necessary. The store-without-coherence-action instruction specifies that the store operation is to be performed without a cache coherence action, and cache coherence is maintained upon execution of the store-without-coherence-action instruction.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B599858
- Assignee:
- INTERNATIONAL BUSINESS MACHINES CORPORATION
- Patent Number(s):
- 9,760,487
- Application Number:
- 14/744,055
- OSTI ID:
- 1389845
- Resource Relation:
- Patent File Date: 2015 Jun 19
- Country of Publication:
- United States
- Language:
- English
Multi-Petascale Highly Efficient Parallel Supercomputer
|
patent-application | September 2011 |
Sharing Virtual Functions in a Shared Virtual Memory between Heterogeneous Processors of a Computing Platform
|
patent-application | July 2013 |
Similar Records
Store operations to maintain cache coherence
Store-operate-coherence-on-value
Method and apparatus for maintaining data coherence in a non-uniform compute device
Patent
·
Tue Aug 01 00:00:00 EDT 2017
·
OSTI ID:1389845
Store-operate-coherence-on-value
Patent
·
Tue Nov 18 00:00:00 EST 2014
·
OSTI ID:1389845
+2 more
Method and apparatus for maintaining data coherence in a non-uniform compute device
Patent
·
Tue Oct 06 00:00:00 EDT 2020
·
OSTI ID:1389845