skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multiprocessor switch with selective pairing

Abstract

System, method and computer program product for a multiprocessing system to offer selective pairing of processor cores for increased processing reliability. A selective pairing facility is provided that selectively connects, i.e., pairs, multiple microprocessor or processor cores to provide one highly reliable thread (or thread group). Each paired microprocessor or processor cores that provide one highly reliable thread for high-reliability connect with a system components such as a memory "nest" (or memory hierarchy), an optional system controller, and optional interrupt controller, optional I/O or peripheral devices, etc. The memory nest is attached to a selective pairing facility via a switch or a bus

Inventors:
; ;
Publication Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1126499
Patent Number(s):
8,671,311
Application Number:
13/027,882
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Gara, Alan, Gschwind, Michael K, and Salapura, Valentina. Multiprocessor switch with selective pairing. United States: N. p., 2014. Web.
Gara, Alan, Gschwind, Michael K, & Salapura, Valentina. Multiprocessor switch with selective pairing. United States.
Gara, Alan, Gschwind, Michael K, and Salapura, Valentina. 2014. "Multiprocessor switch with selective pairing". United States. https://www.osti.gov/servlets/purl/1126499.
@article{osti_1126499,
title = {Multiprocessor switch with selective pairing},
author = {Gara, Alan and Gschwind, Michael K and Salapura, Valentina},
abstractNote = {System, method and computer program product for a multiprocessing system to offer selective pairing of processor cores for increased processing reliability. A selective pairing facility is provided that selectively connects, i.e., pairs, multiple microprocessor or processor cores to provide one highly reliable thread (or thread group). Each paired microprocessor or processor cores that provide one highly reliable thread for high-reliability connect with a system components such as a memory "nest" (or memory hierarchy), an optional system controller, and optional interrupt controller, optional I/O or peripheral devices, etc. The memory nest is attached to a selective pairing facility via a switch or a bus},
doi = {},
url = {https://www.osti.gov/biblio/1126499}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Mar 11 00:00:00 EDT 2014},
month = {Tue Mar 11 00:00:00 EDT 2014}
}

Works referenced in this record:

Fault tolerant computer system
patent, October 2000


System recovery from errors for processor and associated components
patent, September 2005


Emulation interface system
patent, June 2006


Apparatus and methods for fault-tolerant computing using a switching fabric
patent, June 2006


Core-level processor lockstepping
patent, October 2007


Core redundancy in a chip multiprocessor for highly reliable systems
patent, February 2008


Method and system of executing duplicate copies of a program in lock step
patent, September 2008


Selective availability in processor systems
patent, May 2011


Auxiliary circuit structure in a split-lock dual processor system
patent, November 2011


System recovery from errors for processor and associated components
patent-application, October 2002


High reliability system, redundant construction control method, and program
patent-application, September 2005


Delegated write for race avoidance in a processor
patent-application, October 2005


Diagnostic memory dump method in a redundant processor
patent-application, October 2005


System and method of executing program threads in a multi-threaded processor
patent-application, October 2006


Method and apparatus for communicating information between lock stepped processors
patent-application, March 2007


System with Configurable Functional Units and Method
patent-application, February 2010


Resource Sharing to Reduce Implementation Costs in a Multicore Processor
patent-application, July 2011


A Genetic Algorithm for Reliability-Oriented Task Assignment With<tex>$widetildek$</tex>Duplications in Distributed Systems
journal, March 2006


The Stanford Hydra CMP
journal, January 2000


Transactional Memory Coherence and Consistency
journal, March 2004