Arbitration in crossbar interconnect for low latency
Patent
·
OSTI ID:1083210
A system and method and computer program product for reducing the latency of signals communicated through a crossbar switch, the method including using at slave arbitration logic devices associated with Slave devices for which access is requested from one or more Master devices, two or more priority vector signals cycled among their use every clock cycle for selecting one of the requesting Master devices and updates the respective priority vector signal used every clock cycle. Similarly, each Master for which access is requested from one or more Slave devices, can have two or more priority vectors and can cycle among their use every clock cycle to further reduce latency and increase throughput performance via the crossbar.
- Research Organization:
- International Business Machines Corporation (Armonk, NY)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 8,370,551
- Application Number:
- 12/684,287
- OSTI ID:
- 1083210
- Country of Publication:
- United States
- Language:
- English
Similar Records
Distributed bus arbitration for a multiprocessor system
Fair arbitration technique for a split transaction bus in a multiprocessor computer system
Low delay and area efficient soft error correction in arbitration logic
Patent
·
Mon Mar 07 23:00:00 EST 1988
·
OSTI ID:5039774
Fair arbitration technique for a split transaction bus in a multiprocessor computer system
Patent
·
Mon Nov 14 23:00:00 EST 1988
·
OSTI ID:6385478
Low delay and area efficient soft error correction in arbitration logic
Patent
·
Tue Sep 10 00:00:00 EDT 2013
·
OSTI ID:1093240