Support for development of a custom VLSI and FPGA logic chips based on a VHDL top-down design approach. Final report
The objective of this contract was to perform the beginning stages of development for two Application Specific integrated Circuits: CMOS-1 and CMOS-2D. This work includes specification writing, behavioral modeling, and beginning design. In addition, the design work is required to be done in the VHSIC Hardware Description Language (VHDL). InnovASIC, Inc. completed all the tasks required of this contract. The specifications were written, VHDL for CMOS-1 was completed, a behavioral model of CMOS-2D was written, and a system simulation was performed.
- Research Organization:
- Los Alamos National Lab., NM (United States); InnovASIC, Inc., Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE, Washington, DC (United States)
- DOE Contract Number:
- W-7405-ENG-36
- OSTI ID:
- 10159138
- Report Number(s):
- LA-SUB--94-32; ON: DE94013608
- Country of Publication:
- United States
- Language:
- English
Similar Records
Triggering Klystrons
Simulating total-dose and dose-rate effects on digital microelectronics timing delays using VHDL
A Low-Power VHDL Design for an Elliptic Curve Digital Signature Chip
Technical Report
·
Wed Aug 25 00:00:00 EDT 2010
·
OSTI ID:992929
Simulating total-dose and dose-rate effects on digital microelectronics timing delays using VHDL
Journal Article
·
Thu Nov 30 23:00:00 EST 1995
· IEEE Transactions on Nuclear Science
·
OSTI ID:203682
A Low-Power VHDL Design for an Elliptic Curve Digital Signature Chip
Technical Report
·
Sun Sep 01 00:00:00 EDT 2002
·
OSTI ID:802030