Adaptive extension of leases for entries in a translation lookaside buffer
The described embodiments include a computing device with two or more translation lookaside buffers (TLB). During operation, the computing device updates an entry in the TLB based on a virtual address to physical address translation and metadata from a page table entry that were acquired during a page table walk. The computing device then computes, based on a lease length expression, a lease length for the entry in the TLB. Next, the computing device sets, for the entry in the TLB, a lease value to the lease length, wherein the lease value represents a time until a lease for the entry in the TLB expires, wherein the entry in the TLB is invalid when the associated lease has expired. The computing device then uses the lease value to control operations that are allowed to be performed using information from the entry in the TLB.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344; B608045
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,261,916
- Application Number:
- 15/361,335
- OSTI ID:
- 1568207
- Resource Relation:
- Patent File Date: 11/25/2016
- Country of Publication:
- United States
- Language:
- English
I/O memory management unit providing self invalidated mapping
|
patent-application | March 2015 |
Paging of External Memory
|
patent-application | March 2016 |
Similar Records
Apparatus and method for neighborhood-aware virtual to physical address translations
Translation-lookaside buffer consistency