Dynamically adapting mechanism for translation lookaside buffer shootdowns
Patent
·
OSTI ID:1632526
An operating system (OS) of a processing system having a plurality of processor cores determines a cost associated with different mechanisms for performing a translation lookaside buffer (TLB) shootdown in response to, for example, a virtual address being remapped to a new physical address, and selects a TLB shootdown mechanism to purge outdated or invalid address translations from the TLB based on the determined cost. In some embodiments, the OS selects an inter-processor interrupt (IPI) as the TLB shootdown mechanism if the cost associated with sending an IPI is less than a threshold cost. In some embodiments, the OS compares the cost of using an IPI as the TLB shootdown mechanism versus the cost of sending a hardware broadcast to all processor cores of the processing system as the shootdown mechanism and selects the shootdown mechanism having the lower cost.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,552,339
- Application Number:
- 16/005,882
- OSTI ID:
- 1632526
- Country of Publication:
- United States
- Language:
- English
Similar Records
Adaptive extension of leases for entries in a translation lookaside buffer
Centrally managed unified shared virtual address space
Efficient local data movement in shared-memory multiprocessor systems
Patent
·
2019
·
OSTI ID:1568207
Centrally managed unified shared virtual address space
Patent
·
2018
·
OSTI ID:1420778
Efficient local data movement in shared-memory multiprocessor systems
Book
·
1986
·
OSTI ID:6948793