Radiation testing campaign results for understanding the suitability of FPGAs in detector electronics
- National Inst. for Nuclear Physics (INFN), Milan (Italy)
- Brigham Young Univ., Provo, UT (United States)
- Brookhaven National Lab. (BNL), Upton, NY (United States)
- Southern Methodist Univ., Dallas, TX (United States)
SRAM based Field Programmable Gate Arrays (FPGAs) have been rarely used in High Energy Physics (HEP) due to their sensitivity to radiation. The last generation of commercial FPGAs based on 28 nm feature size and on Silicon On Insulator (SOI) technologies are more tolerant to radiation to the level that their use in front-end electronics is now feasible. FPGAs provide re-programmability, high-speed computation and fast data transmission through the embedded serial transceivers. They could replace custom application specific integrated circuits in front end electronics in locations with moderate radiation field. Finally, the use of a FPGA in HEP experiments is only limited by our ability to mitigate single event effects induced by the high energy hadrons present in the radiation field.
- Research Organization:
- Brookhaven National Laboratory (BNL), Upton, NY (United States); National Inst. for Nuclear Physics (INFN), Milan (Italy)
- Sponsoring Organization:
- USDOE Office of Science (SC), High Energy Physics (HEP)
- Contributing Organization:
- Brigham Young Univ., Provo, UT (United States); Southern Methodist Univ., Dallas, TX (United States)
- Grant/Contract Number:
- SC0012704
- OSTI ID:
- 1354709
- Report Number(s):
- BNL-113816-2017-JA; R&D Project: PO 025; KA2501032
- Journal Information:
- Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment, Vol. 824; ISSN 0168-9002
- Publisher:
- ElsevierCopyright Statement
- Country of Publication:
- United States
- Language:
- English
Web of Science
Soft error rate estimations of the Kintex-7 FPGA within the ATLAS Liquid Argon (LAr) Calorimeter
|
journal | January 2014 |
Similar Records
SEU mitigation for half-latches in Xilinx Virtex FPGAs
SEU mitigation for half-latches in xilinx virtex FPGAs.