SEU mitigation for half-latches in xilinx virtex FPGAs.
- Paul S.
- Michael Paul
- Michael J.
- Darrel Eric
- Nathan
The performance, in-system reprogrammability, flexibility, and reduced costs of SRAM-based field-programmable gate arrays (FPGAs) make them very interesting for high-speed, on-orbit data processing, but, because the current generation of radiation-tolerant SRAM-based FPGAs are derived directly from COTS versions of the chips, their memory structures are still susceptible to single-event upsets (SEUs) . While previous papers have described the SEU characteristics and mitigation techniques for the configuration and user memory structures on the Xilinx Virtex family of FPGAs, we will concentrate on the effects of SEUs on 'half-latch' structures within the Virtex architecture, describe techniques for mitigating these effects, and provide new experimental data which illustrate the effectiveness of one of these mitigation techniques under proton radiation.
- Research Organization:
- Los Alamos National Laboratory
- Sponsoring Organization:
- DOE
- OSTI ID:
- 976550
- Report Number(s):
- LA-UR-03-0859
- Country of Publication:
- United States
- Language:
- English
Similar Records
Reconfigurable computing in space: from current technology to reconfigurable systems-on-a-chip.
Test results of an ITER relevant FPGA when irradiated with neutrons