Accelerating functional verification of an integrated circuit
Patent
·
OSTI ID:1224431
Illustrative embodiments include a method, system, and computer program product for accelerating functional verification in simulation testing of an integrated circuit (IC). Using a processor and a memory, a serial operation is replaced with a direct register access operation, wherein the serial operation is configured to perform bit shifting operation using a register in a simulation of the IC. The serial operation is blocked from manipulating the register in the simulation of the IC. Using the register in the simulation of the IC, the direct register access operation is performed in place of the serial operation.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B554331
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 9,171,110
- Application Number:
- 13/534,189
- OSTI ID:
- 1224431
- Resource Relation:
- Patent File Date: 2012 Jun 27
- Country of Publication:
- United States
- Language:
- English
Serial to parallel data converting circuit
|
patent | June 1995 |
Control register bus access through a standardized test access port
|
patent | April 2000 |
Test and debug processor and method
|
patent | September 2008 |
Method and system for using boundary scan in a programmable logic device
|
patent | June 2009 |
Similar Records
Parallel processing and pipelining usher DSP model into the future
Hardware multiplier processor
Hardware multiplier processor
Journal Article
·
Thu Feb 20 00:00:00 EST 1986
· Electron. Des.; (United States)
·
OSTI ID:1224431
Hardware multiplier processor
Patent
·
·
OSTI ID:1224431
Hardware multiplier processor
Patent
·
Wed Jan 01 00:00:00 EST 1986
·
OSTI ID:1224431