Hardware multiplier processor
- Albuquerque, NM
A hardware processor is disclosed which in the described embodiment is a memory mapped multiplier processor that can operate in parallel with a 16 bit microcomputer. The multiplier processor decodes the address bus to receive specific instructions so that in one access it can write and automatically perform single or double precision multiplication involving a number written to it with or without addition or subtraction with a previously stored number. It can also, on a single read command automatically round and scale a previously stored number. The multiplier processor includes two concatenated 16 bit multiplier registers, two 16 bit concatenated 16 bit multipliers, and four 16 bit product registers connected to an internal 16 bit data bus. A high level address decoder determines when the multiplier processor is being addressed and first and second low level address decoders generate control signals. In addition, certain low order address lines are used to carry uncoded control signals. First and second control circuits coupled to the decoders generate further control signals and generate a plurality of clocking pulse trains in response to the decoded and address control signals.
- Research Organization:
- AT & T CORP
- DOE Contract Number:
- AC04-76DP00789
- Assignee:
- United States of America as represented by United States (Washington, DC)
- Patent Number(s):
- US 4589085
- OSTI ID:
- 865855
- Country of Publication:
- United States
- Language:
- English
Similar Records
Hardware multiplier processor
Co-processor combination
Related Subjects
16
access
addition
address
address bus
addressed
automatically
bit
bit data
bus
carry
circuits
clocking
command
concatenated
connected
control
control circuit
control circuits
control signal
control signals
coupled
data
decoded
decoder
decoders
decodes
described
described embodiment
determines
disclosed
double
embodiment
generate
hardware
instructions
internal
involving
level
lines
mapped
memory
microcomputer
multiplication
multiplier
multiplier processor
multipliers
operate
parallel
perform
plurality
precision
previously
previously stored
processor
product
pulse
pulse train
pulse trains
rate control
receive
registers
response
scale
signals
single
specific
stored
subtraction
trains
uncoded
write
written