Electrochemical planarization for microelectronic circuits
Conference
·
OSTI ID:10172015
The need for flatter and smoother surfaces (planarization) in microelectronic circuits increases as the number of metal levels in ultra large scale integrated (ULSI) circuits increases. At Lawrence Livermore National Laboratory, the authors have developed an electrochemical planarization process that fills vias and trenches with metal (without voids) and subsequently planarizes the surface. Use is made of plasma-enhanced chemical vapor deposition (PECVD) of SiO{sub 2} for the dielectric layers and electroplated copper for the metalization. This report describes the advantages of this process over existing techniques, possibilities for collaboration, and previous technology transfer.
- Research Organization:
- Lawrence Livermore National Lab., CA (United States)
- Sponsoring Organization:
- USDOE, Washington, DC (United States)
- DOE Contract Number:
- W-7405-ENG-48
- OSTI ID:
- 10172015
- Report Number(s):
- UCRL-JC-113618; CONF-9303198-1; ON: DE93017214; TRN: 93:002318
- Resource Relation:
- Conference: National Center for Advanced Information Components Manufacturing (NCAICM) workshop,Albuquerque, NM (United States),30-31 Mar 1993; Other Information: PBD: 25 Mar 1993
- Country of Publication:
- United States
- Language:
- English
Similar Records
Electrochemical planarization for microelectronic circuits
Embedded conductors by electrochemical planarization
Copper electroplating process for sub-half-micron ULSI structures
Conference
·
Thu Mar 25 00:00:00 EST 1993
·
OSTI ID:10172015
Embedded conductors by electrochemical planarization
Conference
·
Sat Apr 01 00:00:00 EST 1989
·
OSTI ID:10172015
Copper electroplating process for sub-half-micron ULSI structures
Conference
·
Mon May 15 00:00:00 EDT 1995
·
OSTI ID:10172015
+6 more