Design of Low-Inductance Switching Power Cell for GaN HEMT Based Inverter

Gurpinar, Emre; Iannuzzo, Francesco; Yang, Yongheng; Castellazzi, Alberto; Blaabjerg, Frede

doi:10.1109/TIA.2017.2777417

Title: Design of Low-Inductance Switching Power Cell for GaN HEMT Based Inverter

Full Record
Other Related Research

Abstract

Here in this paper, an ultra-low inductance power cell is designed for a three-Level Active Neutral Point Clamped (3LANPC) based on 650 V gallium nitride (GaN) HEMT devices. The 3L-ANPC topology with GaN HEMT devices and the selected modulation scheme suitable for wide-bandgap (WBG) devices are presented. The commutation loops, which mainly contribute to voltage overshoots and increase of switching losses, are discussed. The ultra-low inductance power cell design based on a fourlayer Printed Circuit Board (PCB) with the aim to maximize the switching performance of GaN HEMTs is explained. The design of gate drivers for the GaN HEMT devices is presented. Parasitic inductance and resistance of the proposed design are extracted with finite element analysis and discussed. Common mode behaviours based on the SPICE model of the converter are analyzed. Experimental results on the designed 3L-ANPC with the output power of up to 1 kW are presented, which verifies the performance of the proposed design in terms of ultra-low inductance.

Authors:

;

Publication Date:: Thu Mar 01 00:00:00 EST 2018

Research Org.:: Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)

Sponsoring Org.:: USDOE Office of Energy Efficiency and Renewable Energy (EERE), Vehicle Technologies Office (EE-3V)

OSTI Identifier:: 1410910

Grant/Contract Number:: AC05-00OR22725

Resource Type:: Accepted Manuscript

Journal Name:: IEEE Transactions on Industry Applications

Additional Journal Information:: Journal Volume: 54; Journal Issue: 2; Journal ID: ISSN 0093-9994

Publisher:: IEEE

Country of Publication:: United States

Language:: English

Subject:: 42 ENGINEERING; 47 OTHER INSTRUMENTATION

Citation Formats


                    Gurpinar, Emre, Iannuzzo, Francesco, Yang, Yongheng, Castellazzi, Alberto, and Blaabjerg, Frede. Design of Low-Inductance Switching Power Cell for GaN HEMT Based Inverter.  United States: N. p., 2018. 
Web.  doi:10.1109/TIA.2017.2777417.

Copy to clipboard


                    Gurpinar, Emre, Iannuzzo, Francesco, Yang, Yongheng, Castellazzi, Alberto, & Blaabjerg, Frede. Design of Low-Inductance Switching Power Cell for GaN HEMT Based Inverter.  United States.  https://doi.org/10.1109/TIA.2017.2777417

Copy to clipboard


                    Gurpinar, Emre, Iannuzzo, Francesco, Yang, Yongheng, Castellazzi, Alberto, and Blaabjerg, Frede. Thu .  
"Design of Low-Inductance Switching Power Cell for GaN HEMT Based Inverter".  United States.  https://doi.org/10.1109/TIA.2017.2777417.  https://www.osti.gov/servlets/purl/1410910.

Copy to clipboard


                    
@article{osti_1410910,

  title        = {Design of Low-Inductance Switching Power Cell for GaN HEMT Based Inverter},

  author       = {Gurpinar, Emre and Iannuzzo, Francesco and Yang, Yongheng and Castellazzi, Alberto and Blaabjerg, Frede},

  abstractNote = {Here in this paper, an ultra-low inductance power cell is designed for a three-Level Active Neutral Point Clamped (3LANPC) based on 650 V gallium nitride (GaN) HEMT devices. The 3L-ANPC topology with GaN HEMT devices and the selected modulation scheme suitable for wide-bandgap (WBG) devices are presented. The commutation loops, which mainly contribute to voltage overshoots and increase of switching losses, are discussed. The ultra-low inductance power cell design based on a fourlayer Printed Circuit Board (PCB) with the aim to maximize the switching performance of GaN HEMTs is explained. The design of gate drivers for the GaN HEMT devices is presented. Parasitic inductance and resistance of the proposed design are extracted with finite element analysis and discussed. Common mode behaviours based on the SPICE model of the converter are analyzed. Experimental results on the designed 3L-ANPC with the output power of up to 1 kW are presented, which verifies the performance of the proposed design in terms of ultra-low inductance.},

  doi          = {10.1109/TIA.2017.2777417},

  journal      = {IEEE Transactions on Industry Applications},

  number       = 2,

  volume       = 54,

  place        = {United States},

  year         = {Thu Mar 01 00:00:00 EST 2018},

  month        = {Thu Mar 01 00:00:00 EST 2018}

}

Copy to clipboard

Journal Article:

Free Publicly Available Full Text

Accepted Manuscript (DOE)

Publisher's Version of Record

https://doi.org/10.1109/TIA.2017.2777417

Other availability

Search WorldCat to find libraries that may hold this journal

Citation Metrics:

Cited by: 40 works

Citation information provided by
Web of Science

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE PAGES and OSTI.GOV collections:

Performance Analysis of a Single-phase GaN-based 3L-ANPC Inverter for Photovoltaic Applications

Conference Valante, Mauro ; Iannuzzo, Francesco ; Yang, Yongheng ; ...

Nowadays, the power electronics converter design is challenged with a request of high efficiency and compactness for various applications. To tackle this, the research community and the industry have almost fully exploited the silicon technology, leading to the development of new power transistors. The Gallium-Nitride (GaN) HEMTs can be promising power devices to replace the traditional power devices. Therefore, the performances of GaN-based converters should be assessed to validate the effectiveness in terms of efficiency and power density. Moreover, among the available converter topologies, the performance of the three-level Neutral Point Clamped (NPC) family can be enhanced with the GaNmore »« less
https://doi.org/10.1109/SPEC.2018.8635942

Full Text Available
A Simple Control to Reduce Device Over-Voltage Caused by Non-Active Switch Loop in Three-Level ANPC Converters

Conference Gui, Handong ; Zhang, Zheyu ; Chen, Ruirui ; ... - Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition (APEC)

With the development of wide band-gap (WBG) technology, the switching speed of power semiconductor devices increases, which makes circuits more sensitive to parasitics. For three-level active neutral point clamped (3L-ANPC) converters, the over-voltage caused by additional non-active switch loop can be an issue. This paper analyzes the multiple commutation loops in 3L-ANPC converter and summarizes the impact factors of the device over-voltage. The nonlinearity of the output capacitance of the device can significantly influence the over-voltage. A simple control without introducing additional hardware circuit or complex software algorithm is proposed to attenuate the effect of the nonlinear output capacitance. Multi-pulsemore »« less
https://doi.org/10.1109/APEC.2019.8722213

Full Text Available
Quantifying Dynamic On-State Resistance of GaN HEMTs for Power Converter Design via a Survey of Low and High Voltage Devices

Journal Article Foulkes, Thomas ; Modeer, Tomas ; Pilawa-Podgurski, Robert N. - IEEE Journal of Emerging and Selected Topics in Power Electronics

Designing and optimizing high switching frequency, ultra-efficient converters requires detailed knowledge of the behavior and parasitic parameters for both active and passive components. Recently, wide bandgap transistors have enabled simultaneous increases in both switching frequency and efficiency due to higher maximum operating junction temperature limits, lower dc on-state resistances, and reduced parasitic inductances and capacitances. Yet, the early acceptance of gallium-nitride (GaN) switches was plagued by detrimental dynamic on-state resistance effects. This complex phenomenon for GaN devices is characterized by deviations in on-state resistance from dc operating characteristics based on design choices such as the magnitude and duration of bothmore »« less
https://doi.org/10.1109/jestpe.2020.3024930

Full Text Available
Design of Low Inductance Busbar for 500 kVA Three-Level ANPC Converter

Conference Gui, Handong ; Chen, Ruirui ; Niu, Jiahao ; ... - IEEE Energy Conversion Congress and Exposition (ECCE)

The adoption of SiC devices in high power applications enables higher switching speed, which requires lower circuit parasitic inductance to reduce the voltage overshoot. This paper presents the design of a busbar for a 500 kVA three-level active neutral point clamped (ANPC) converter. The layout of the busbar is discussed in detail based on the analysis of the multiple commutation loops, magnetic canceling effect, and DC-link capacitor placement. The loop inductance of the busbar is verified with simulation, impedance measurements, and converter experiments. The results match with each other, and the inductances of small and large loop are 6.5 nHmore »« less
https://doi.org/10.1109/ECCE.2019.8912605

Full Text Available
PCB-on-DBC GaN Power Module Design with High-Density Integration and Double-Sided Cooling

Journal Article Tian, Xingyue ; Jia, Niu ; DeVoto, Douglas ; ... - IEEE Transactions on Power Electronics

Lateral gallium nitride (GaN) high-electron-mobility transistors (HEMTs) present better electrical characteristics compared to silicon or silicon carbide devices such as high switching speed and low gate charge, but also present additional challenges on the module design. Here, this paper discusses a high-density GaN power module with double-sided cooling, low inductance, on-package decoupling capacitors, and integrated gate drivers. The GaN dies as well as the gate drive are sandwiched between the printed circuit board (PCB) and direct bonded copper (DBC) substrate to achieve compact loop and double-sided cooling effect. Design considerations and thermal performance are analyzed. A module assembly procedure ismore »« less
https://doi.org/10.1109/tpel.2023.3311440

Similar Records