Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Code Generators for Floating-Point Unit Design in Integrated Circuits (OpenFloat) v1.0

Software ·
DOI:https://doi.org/10.11578/dc.20251009.3· OSTI ID:code-166589 · Code ID:166589
 [1];  [1];  [1];  [2]
  1. Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
  2. Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States); University of Houston - Clear Lake
This IP provides a comprehensive set of code generators for various floating-point units (FPUs) essential for integrated circuit design and integration, targeting a broad spectrum of applications, including machine learning and scientific computing. The suite includes FP adders, multipliers, subtractors, dividers, reciprocals, exponentials, square roots, trigonometric functions (sine, cosine, arctangent), and more. It supports customizable hardware design parameters, such as precision (16, 32, 64, and 128 bits) and pipeline depths, offering users enhanced flexibility and productivity. The generated code is in an industry-standard hardware description language, ensuring compatibility with standard design flows, including simulation, verification, synthesis, and implementation on both field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs).
Short Name / Acronym:
OpenFloat v1.0
Site Accession Number:
2025-018
Software Type:
Scientific
License(s):
BSD 3-clause "New" or "Revised" License
Research Organization:
Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States); University of Houston - Clear Lake
Sponsoring Organization:
USDOE

Primary Award/Contract Number:
AC02-05CH11231
DOE Contract Number:
AC02-05CH11231
Code ID:
166589
OSTI ID:
code-166589
Country of Origin:
United States

Similar Records

High-speed transcendental elementary-function architecture in support of the Vector Wave Equation (VWE). Master's thesis
Technical Report · Mon Nov 30 23:00:00 EST 1987 · OSTI ID:5154781

Technology development and circuit design for a parallel laser programmable floating-point application specific processor. Master's thesis
Technical Report · Thu Nov 30 23:00:00 EST 1989 · OSTI ID:6963698

Small circuits for cryptography.
Technical Report · Sat Oct 01 00:00:00 EDT 2005 · OSTI ID:875977

Related Subjects