CMOS Integrated Single Electron Transistor Electrometry (CMOS-SET) circuit design for nanosecond quantum-bit read-out.
Conference
·
OSTI ID:947831
Novel single electron transistor (SET) read-out circuit designs are described. The circuits use a silicon SET interfaced to a CMOS voltage mode or current mode comparator to obtain a digital read-out of the state of the qubit. The design assumes standard submicron (0.35 um) CMOS SOI technology using room temperature SPICE models. Implications and uncertainties related to the temperature scaling of these models to 100mK operation are discussed. Using this technology, the simulations predict a read-out operation speed of approximately Ins and a power dissipation per cell as low as 2nW for single-shot read-out, which is a significant advantage over currently used radio frequency SET (RF-SET) approaches.
- Research Organization:
- Sandia National Laboratories
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 947831
- Report Number(s):
- SAND2008-5487C
- Country of Publication:
- United States
- Language:
- English
Similar Records
Development FD-SOI MOSFET Amplifiers for Integrated Read-Out Circuit of Superconducting-Tunnel-Junction Single-Photon-Detectors
Radiation-hardened transistor and integrated circuit
A circuit design for the improvement of radiation hardness in CMOS digital circuits
Conference
·
Mon Jul 27 00:00:00 EDT 2015
·
OSTI ID:1221323
Radiation-hardened transistor and integrated circuit
Patent
·
Mon Nov 19 23:00:00 EST 2007
·
OSTI ID:919904
A circuit design for the improvement of radiation hardness in CMOS digital circuits
Journal Article
·
Tue Mar 31 23:00:00 EST 1992
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:5096313